In this paper, an extended intellgient edge-based line average -EIELA is proposed. The EIELA could be used in intra-field deinterlacing to remove the jagged edges and the blurring effect of the bilinear interpolation or the traditional algorithms. The EIELA could change its performance dynamically according to the user's requirement. The proposed method can achieve the highest image quality of the traditional ELA if all the taps in the module are enabled, and it also possesses the ability to reduce the taps usage and instruction counts through the turn-off of some calculating submodules. The results and VLSI implementation show the proposed method achieve high image quality and low hardware complexity.
INTRODUCTION
De-interlacing becomes an important technique today because of the popularity of the progressive TV devices. While traditional SDTV video sequences are all in interlaced scanned format, a conversion must be done if we want to display the SDTV video on the progressive scanned devices(such as PDPs, LCD-TVs). If the deinterlacing is not done perfectly, defects like line crawling, edgeflicker and jagged effect would appear and make the viewer uncomfortable.
Two low complexity de-interlacing methods, BOB and Weave [1] , are commonly adopted in the software approach. BOB is an intra-field interpolation method, which uses a single field to reconstruct one progressive frame. However, the vertical resolution is halved and the image is blurred. Weave is a simple inter-field deinterlacing method directly combining two interlaced fields into one progressive frame. However, the line-crawling effect will occur in the motion areas.
Motion adaptive methods are commonly used in consumer electronics. The motion adaptive de-interlacing combines the advantages of both intra-field de-interlacing and inter-field deinterlacing. Lin [2] proposed a motion adaptive de-interlacing method with morphological motion detection to detect more accurate motion in fast motion video sequences. And he also proposed a four field horizontal motion adaptive de-interlacing method [3] to reduce the hardware complexity and achieve much more accurate motion detection.
Some motion compensated techniques have been presented to improve image quality. Sugiyama and Nakamura [4] proposed a method of motion-compensated adaptive interpolation. They used motion compensation and motion adaptive interpolation to reconstruct the missing field with the information obtained from the backward and the forward fields. Hilman [5] and Haan [6] proposed motion-compensated frame-rate conversion algorithms with interpolation to reduce the 3:2 pull-down artifacts. Chang [7] used global motion estimation to convert the interlaced video with camera panning, zooming, rotating to progressive one. However, the motion adaptive de-interlacing and the motion compensated de-interlacing method need a good intra-field interpolation or the motion areas and the missing areas cannot be interpolated very well. Kuo [8] [9] proposed a 3+3 taps Edge-based Line Average algorithm to enhance the edge in the picture. Lee et al. [10] [11] enhanced the 3+3 taps ELA algorithm to 5+5 taps and this modified ELA can be easily implemented on hardware. Yoo [12] proposed a much bigger ELA algorithm and extend the directional difference into direction vector difference to increase the directions that ELA can detect. Haan [13] proposed an EdgeDependent De-Interlacing method which supports up to 7+7 taps ELA.
In this paper, a new edge-based line average(ELA) algorithm and its architecture, which can save the taps usage and achieve lower instructions requirement. The proposed N+N taps extended intelligent edge-based line average (EIELA) will be described in section 2. Its architecture and hardware implementation issues will be discussed in section 3. The simulation results in section 4 show the performance of the proposed method. At last, the conclusion remarks the proposed EIELA.
THE N+N TAPS EXTENEDED INTELLIGENT ELA ALGORITHM

The N+N taps Edge-based Line Average
The intra-field interpolation accounts a lot for the final image quality of de-interlacing. The most common intra-field interpolation is the bilinear interpolation. The bilinear interpolation of intra-field interpolation in de-interlacing is a two taps filter, which reference two pixels, each from the previous scanline and the next scanline. The result of the bilinear interpolation is to average these two pixels. The best of theoretical results(such as PSNR, MSE) of the intra-field interpolation is the bilinear interpolation, since bilinear interpolation minimizes the error and the MSE between the interpolated field and the original field will be the smaller one. Nevertheless, the subjective view of the interpolated field by the bilinear interpolation is blurred. Blurred pictures may let people suffer uncomfortable visual effect. That's why the Edge-based Line Average (ELA) algorithm be proposed. As the computing ability for computers and ICs grow everyday, the taps number for the intrafield interpolation grows, too. The traditional ELA is a 3+3 taps filter. The "3+3" means it references three pixels from the previous scanline and three pixels from the next scanline. If there is a taps number limit for this algorithm, we should utilize the taps number to raise the performance to its extent. The N+N taps ELA is shown as Fig.1 . The "N+N" means it reference N pixels from the previous scanline and N pixels from the next scanline. Here we denote the pixel value of the interpolated pixel as x(i, j), the (i, j) means the horizontal and the vertical position of the pixel in the de-interlaced frame. As for the bilinear interpolation, the interpolated pixel x(i, j) should be the value
. If there is a N+N taps ELA filter shown as Fig.1 , the first thing for the filter as the input signal comes in is to calculate the difference between the opposite pixels in each direction indicated by an arrow. We can divide the differences into three groups. The first group is the middle group, which contains only one direction, in which direction the opposite two pixels are x(i, j − 1) and x(i, j + 1). The second group is the left group, which contains N −1 2 directions and the difference of each direction can be denoted as following equation:
(1) And the third group is the right group, which also contains N −1 2 directions and the difference of each direction can be denoted as following equation:
(2) Then we should find a direction with the smallest difference, that is :
where n denote the found direction with a smallest difference, and p means whether the left or the right part the difference is in.
The next thing we have to do is to check if the chosen direction is the dominant edge. If the chosen direction is on the right side, the difference of the chosen direction is dr(n ), and it should conform to the following equation:
where θ is a given threshold which help to check the dominant edge, usually in the range of 10∼30. Finally, if the chosen direction is the dominant edge, then the final output should be the bilinear interpolation along the dominant edge, else it should be the bilinear interpolation of x(i, j − 1) and x(i, j + 1).
Extended Intelligent Edge-based Line Average -EIELA
The proposed Extended Intelligent Edge-based Line Average, which is called EIELA, aims at the reduction of taps usage and the instruction counts, which can save more power and run fast if the The proposed EIELA is shown in Fig.2 . The differences of the EIELA and the N+N taps ELA algorithm are the taps decision part and the difference feedback. Before the N+N taps ELA, the EIELA would decide which "N" the N+N taps ELA will need. The difference of the dominant edge direction of the previously processed pixel is fed back into the taps decision part. The EIELA algorithm starts with N = 1. If the difference is greater than a certain threshold, named "difference threshold", it means that the previous N+N taps ELA cannot find a real dominant edge since the texture is complex or there are many edges in the field. In this condition, the "N" should be increased to handle the more complex images in the future. Else if the difference is smaller than the difference threshold, it means the texture in the previously processed pixel is smooth, then the "N" should be decreased to reduce the taps usage and the instruction load will be lower, too.
VLSI ARCHITECTURE
As described in the section of simulation results, the best choice of the maximal taps number and the difference threshold are 11+11 taps and 2. So the VLSI architecture of the proposed EIELA should be like Fig.3 . P 0 − P 9 and N 0 − N 9 denote the 10 registers of the previous scanline and those of the next scanline. Each register passes its data to the next register and the "diagonal diff" module. Every "diagonal diff" module reads four pixels and one enable signal. The four pixels are the four taps shown in Fig.3 , then the "diagonal diff" module calculates the difference and the average of the two directions constituted by the four input pixels. The difference and the average are passed into the "Determine Interpolation" module to decide which difference is the smallest difference and which direction is the dominant edge.
The "Determine Interpolation" module consists of two comparator tree. One is for the left side differences, another is for the right side differences. After the comparison of the differences of the left side and the right side, there is another comparator tree to choose the minimal difference between the minimal differences of the left side and the right side and the middle difference. After finding the minimal difference direction, the dominant edge decision is implemented by two comparator tree, too. After comparing with the opposite side comparator tree, the final dominant edge direction is outputted with its difference and average. The difference will be fed back into a "taps decision" module, and it will change the taps number according to the previous dominant edge difference value and output en0 − en5 to the "diagonal diff" modules, and the corresponding register behind the current pixel register can be turned off by gated clock. While there is only 1+1 taps ELA needed, en 1 − en 5 , P 6 − P 9 and N 6 − N 9 can be turned off. While the texture is complex, the taps should be all on, then the "taps decision" will output en0 − en5 as on to turn on all the "diagonal diff" modules, and all the register would be turned on.
SIMULATION RESULTS
Hardware Simulation
Before the hardware implementation, we should check what number should be the maximal taps number and what the difference threshold for the taps decision module should be. Table 1 shows the usages of the total taps and the instruction counts for several different conditions. The PSNR is tested with a rotating rectangle sequence shown as Fig.6 . The difference threshold is tested with several values. However, the image quality degrades with larger difference threshold. After all, the EIELA with maximal 11+11 taps and difference threshold 0 can achieve high PSNR, low taps usage and low instruction counts. Comparing to the traditional 11+11 taps ELA in the second row of Table 1 , the taps usage of EIELA is ten times smaller than that and the instruction has been reduced to 64% without much performance degradation. The VLSI implementation has been done with Artisan TSMC 0.25µm cell library. The total gate count for the EIELA is 5644, and the specification for this EIELA module is 1920×1080i, 60fps.
PSNR Comparison and New Test Sequence
The PSNR comparison of common video test sequences is shown in Fig.4 . However, as mentioned above, the PSNR of common video test sequences doesn't represent the real visual quality of a image. The contrast is much more important for people, so we made a test sequence which is a rotating blue rectangle in a black space with D1 progressive size. The rectangle would rotate to every angle and its edge will tilt to every angle. The test sequence is decimated into interlaced format and will be deinterlaced by the intra-field interpolation. If the intra-field interpolation is done perfectly, the result should be the same as the original D1 progressive Fig.5 . It shows that the traditional 11+11 taps ELA achieves highest PSNR value. As for our hardware implementation, if the taps decision module always turns on en 0 − en 5 , the performance would be the same as the traditional 11+11 taps ELA. So the user can decide how high the image quality he needs. If the power issue is concerned, the taps decision module may help to reduce the power consumption. If the image quality issue is concerned, the taps decision module should enable all the diagonal diff modules to achieve highest image quality.
Subjective View
The subjective view results are shown in Fig.6 . The original rotating rectangle is shown as Fig.6(a) , and Fig.6 (b)(c)(d)(e)(f) are the results of the bilinear interpolation, the 5+5 taps ELA, the 11+11 taps ELA, the 31+31 taps ELA, and the proposed EIELA. Jagged edges appear at the boundary of the rectangle if de-interlaced by the bilinear interpolation and the 5+5 taps ELA. However, the subjective views look alike with the 11+11 taps ELA, the 31+31 taps ELA, and the EIELA. So the proposed EIELA could achieve great subjective view quality.
CONCLUSION
An Extended Intelligent Edge-based Line Average (EIELA) algorithm and its VLSI module implementation for intra-field deinterlacing are proposed in this paper. The EIELA algorithm can achieve best image quality to the extent of the traditional ELA if all the 11+11 taps are enabled. If there is power issue concerning, the taps decision module would reduce the taps usage and the instruction counts of the EIELA module. The specification for its VLSI implementation is 1920×1080i, 60fps, and the gate count is small. The PSNRs and subjective views show that the proposed method can achieve high image quality for intra-field deinterlacing application.
